

JSKT125/22&JSKH125/22

Description

- 1) A package of series of two chips.
- 2) With high thermal conductivity DBC as the insulation.
- 3) Welding by vacuum welding technology, which provide high reliability.



Typical Application

DC motor control, temperature control and light control system.

Absolute Maximum Ratings (Packaged into modules, unless otherwise specified, T_{CASE}=25°C)

Parameter	Test Conditions	Symbol	Values	Unit
Operating junction temperature range		Tj	-40-125	$^{\circ}$
Storage temperature range		T _{stg}	-40-125	$^{\circ}$
Repetitive peak off-state voltage	T _j =25℃	V_{DRM}	2200	V
Repetitive peak reverse voltage	T _j =25℃	V_{RRM}	2200	V
Non-repetitive peak off-state voltage	Tj=25℃	V _{DSM}	2300	V
Non-repetitive peak reverse voltage	Tj=25℃	V _{RSM}	2300	V
Average on-state current	Tc=85℃	I _{T(AV)} /I _{F(AV)}	120	Α
Peak on-state surge current	t _P =10ms V _R =0.6V _{RRM}	ITSM/IFSM	2700	Α
I ² t value for fusing	t _P =10ms V _R =0.6V _{RRM}	l ² t	36500	A ² s
Critical rate of rise of on-state current	I _G =2×I _{GT}	di/dt	150	A/µs
Isolation voltage	A.C 50Hz(1s/1min)	Viso	3600/3000	V



$\textbf{Electrical Characteristics} \text{ (Packaged into modules, unless otherwise specified, $T_{CASE}=25^{\circ}$C$)}$

Parameter	Test Conditions	Symbol	Values	Unit
Peak on-state voltage	I _T =360A t _P =380µs	V _{TM}	≤1.8	V
Threshold voltage	T _j =125℃	Vто	≤0.95	V
Dynamic resistance	Tj=125℃	R₀	≤2.1	mΩ
Repetitive peak off-state current	V _D =V _{DRM} T _C =25°C T _C =125°C	Idrm1	≤100 ≤40	μA mA
Repetitive peak reverse current	V _R =V _{RRM} T _C =25°C T _C =125°C	Irrm1 Irrm2	≤100 ≤40	μA mA
Triggering gate current	V _D =12V R _L =30Ω	lgт	20-120	mA
Holding current	I _T =1A	Ін	≤250	mA
Latching current	Ig=1.2 Igт	ΙL	≤300	mA
Triggering gate voltage	V _D =12V R _L =30Ω	V _{GT}	≤1.8	V
Non triggering gate voltage	V _D =V _{DRM} T _j =125℃	V _{GD}	≥0.25	V
Critical rate of rise of voltage	V _D =2/3V _{DRM} T _j =125℃ Gate Open	dv/dt	≥1000	V/µs
Thermal resistance	Junction to case Case to heatsink	R _{th(j-c)}	0.20 0.10	°C/W



Mechanical Characteristics


Module size	93mm×21mm			
Module height	30mm			
Terminal distance of (1) /(2) /(3)	20mm			
Mounting torque(M5)	5±15%Nm			
Terminal torque(M5)	3±15%Nm			
4-2 8×0 80 93±0.75 A 211 555 555 555 555 555 555 555				
T1				
© K2(7) © G2(6) © (3) © K1(5) © G1(4)				
JSKT symbol				
(1) ° (2) ° (3) ° (5) ° (6) ° (1) ° (1) ° (2) ° (3) ° (4)				
JSKH symbol				



Instructions and Precautions

- 1) There is no severe vibration and shock in operating environment, and there should be no impurity and atmosphere which may corrode metal and damage the insulation in the air-dielectric.
- 2) The operating condition of the product can't out of range of the above parameters.
- 3) When the product is installed on the radiator, the radiator's surface should be confirmed flat, smooth, wipe clean with alcohol, and coated evenly with a layer of thermal grease which thickness is moderate on the contact surface between product and radiator. When the module is fastened on the surface of the radiator, the M5 or M6 screws and spring washers are used and fastened with 5NM torque. After the module is operated 1 hour, all screws must be refastened.
- 4) The connection with the main electrode of module can use copper, welding, socket and so on. The contact surface should be smooth and flat, which make good contact. While the connection with the control electrode of module is installed, attention should be paid to the corresponding connection of each pin. After the completion of the connection, do not plug and pull out the lead of the control electrode freely.

Ordering Information



Performance Curves

FIG.1:Power dissipation vs. on-state current (per thyristor or diode) $\dot{P}_{T}(AV)/P_{F}(AV)(W)$ 250 120 sin.180 rec.180 60 200 cont. rec.15 150 100 50 $I_T(AV)/I_F(AV)(A)$ 20 40 60 80 100 120 140 160

FIG.2: Maximum transient thermal impedance junction to case(per thyristor or diode)

R_{th(j-c)}(°C/W)

0.4

 $T_{P}(s)$

DC

0.3

0.2

0.1



FIG.3:Forward characteristics (per thyristor or diode)





FIG.4: Relative variations of gate trigger current, holding current and latching current versus junction temperature



Information furnished in this document is believed to be accurate and reliable. However, JieJie Semiconductor Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the first version which is made in 21-June-2023. This document supersedes and replaces all information previously supplied.

is registered trademarks of JieJie Semiconductor Co., Ltd. Copyright©2023 Semiconductor Co., Ltd. Printed All rights reserved.